In the current study, stress-induced capacitance determined by direct measurement on MOSFETs was compared with that determined by indirect simulation through the delay of CMOS ring oscillators (ROs) fabricated side by side with MOSFETs. External compressive stresses were applied on 110 silicon-on-insulator (SOI) n-/p-MOSFETs with the ROs in a longitudinal configuration. The measured gate capacitance decreased as the compressive stress on SOI increased, which agrees with the result of the capacitance difference between measured and simulated delay of the ROs. The oscillation frequency shift of the ROs should mainly be attributed to oxide capacitance, aside from the change in mobility of the n-/p-MOSFETs. The result suggests that the stress-induced gate capacitance of partially depleted MOSFETs is an important factor for the capacitance shift in a circuit and that ROs can be used in a vehicle to determine mechanical stress-induced gate capacitance in MOSFETs.
Introduction
Mechanical stress-induced effects on MOSFETs have been intensively studied to determine methods for increasing the speed of these devices [1] - [9] . Combined with silicon-oninsulator (SOI) technology, deep submicron strained MOSFETs enhance performance by lowering parasitic capacitance [10] . Previous measurements have enabled the evaluation of the mobility of 110 SOI n-/p-MOSFETs under compressive stresses, i.e., piezoresistance coefficients. The coefficients not only depend on orientation, but also on strained configuration and SOI thickness [9] . Ring oscillators (ROs), which are fabricated with MOSFETs and composed of CMOSFETs, are commonly used as the benchmark of technology performance. ROs are generally used to evaluate the delay of logic gates resulting from any change in the fabrication process, such as the abovementioned processinduced mechanical stress. Studies have shown that both uniaxial and biaxial strain engineering can enhance or degrade n-/p-MOSFETs through induced stress to change effective electron or hole mass. However, only a few studies focused on the induced capacitance shift in integrated circuits, though induced depletion capacitance can affect the switching speed of logic gates. Suzuki tance [12] . However, direct measurement may become difficult for scaled-down devices because of the fringe effect. The current paper intends to explore stress-induced capacitance of MOSFETs through side-by-side RO delay and to compare the result with the direct measurement from MOSFETs under mechanical stresses. This approach may serve as an alternative method for evaluating stress-induced capacitance in scaled-down devices.
Experiment
Smart-cut silicon was used on an insulator wafer with a 200 nm-thick buried oxide. A 1.6 nm nitride gate oxide was grown and the 120 nm-thick poly-Si gate was attached.
A 50 nm-thick nickel layer was deposited, followed by source/drain activation. , the dimension of which is comparably larger than the distance between the MOSFETs and the RO shown in Fig. 1 (c). The rectangular cut allowed external stress to be applied onto the 110 SOI channel. The external stress measurement setup is comprised of a customized apparatus that allows a cut silicon bar to be clamped onto one side. A loading force on the other free end creates a uniaxial longitudinal stress onto the channels. On the crosssection, the top surface is placed under the highest compressive stress, whereas the counterpart bottom surface is placed under the highest tensile stress [ Fig. 1(e) ], in which the arrows show that the upper portion of the silicon bar bears compressive stresses (inward arrows) while the lower portion bears tensile stresses (outward arrows). Lift distance (Δd) was measured based on the number of turns a delicate screw makes through a hole underneath. Given that the distance from the measuring device to the screw end (l) was kept constant, the stress on the channel was obtained by multiplying the Young's modulus of silicon (150 GPa) by the strain (Δl/l) of the silicon bar. The stresses were 5.1, 20.3, and 45.7 MPa for the screw lifts at 1/4, 2/4, and 3/4 turns, respectively. Oscillation frequencies of the ROs were measured using an 8563EC spectrum analyzer and a DSO8104A oscilloscope.
Results and Discussion

MOSFET Characterization
Figures 2(a) and (b) demonstrate the drain current of n-/pMOSFETs under stresses. The measured current change shifted under external mechanical stresses because of effective mass change. Table 1 lists the normalized saturation current changes with external stresses from 5.1 MPa to 45.7 MPa for pMOSFET and nMOSFET, respectively. For compressive stress, the piezoresistance coefficient is negative for the n-type, whereas the p-type is positive for the 110 silicon. Given that the Young's modulus of silicon is approximately 185 GPa, the deformation under 45.7 MPa is approximately 0.02%. Thus, the dimensional deformation of a channel is negligible in this case. The saturation current is proportional to the carrier mobility for both n-/pMOSFETs. Additionally, the reciprocal ratio of (ΔI D /I D ) on stress change (Δσ) is approximately the same as the piezoresistance coefficients when the ΔI D is relatively small, which has been previously discussed [9] . That is,
where π is the piezoresistance coefficient of 110 channel in this case under longitudinal configuration, and Δσ is the stress variation. Figure 3 shows that the threshold voltage (V t ) changes under stresses. The V t changes are somewhat insignificant under 45.7 MPa. Nevertheless, V t is correlated with external stress because it is a function of the intrinsic Fermi level (E i -E F ) [13] . Figures 4(a) and (b) demonstrate capacitance versus gate voltage under stresses for nMOSFET and pMOS-FET, respectively, in which the capacitance decreases with increasing stress. Figure 4 (c) summarizes the normalized gate capacitance (ΔC/C) from Figs. 4(a) and 4(b). The decreasing capacitance with applied compressive stress concurs with previously reported findings [12] . Given that the shifts mostly occur at the weak inversion region rather than at the accumulation region, these capacitance shifts may be mostly attributed to depletion charge. These phenomena imply that mechanical stress-induced effects should alter depletion charges, probably resulting from the strained channel because of increasing stress.
Oscillation Frequency Simulation and Measurements of ROs
The oscillation frequency of the ROs was simulated using the advanced design system developed by Agilent. The μ n and μ p in the BSIM3 model were adjusted in accordance with the measured mobility change under 45.7 MPa to represent the stress. These modified electron and hole mobilities were applied to evaluate the oscillation frequencies of the ROs. Figure 5 shows the normalized frequencies that yielded to compressive stresses perpendicular to the channel (longitudinal configuration) under measurement and simulation using the modified mobilities of the RO with 5.1, 20.3, and 45.7 MPa. The open and solid marks indicate the simulated and experimental ratios, respectively. The simulation ratio increases to 1.74%, whereas the experimental ratio increases to 1.32% at 45.7 MPa. The overestimated ratio in the simulated result implies a number of other factors aside from mobility changes. This phenomenon could be attributed to gate oxide capacitance shifting because this trend agrees with what is found in Fig. 4(c) . Although a standard MOSFET may amount to over a few percentage points because of the variability in transistor characteristics, the variation may be low because the chosen devices are fabricated side by side. By subtracting the shifting mobility factor from the measured delay, the shifting capacitance in the ROs when external stresses are applied may be approxi- mated.
Induced Capacitance in ROs
The RO comprises the n-stage CMOS inverters. The frequency ( f ) set by power consumption and capacitance at each node is as follows [14] :
and
where n is the number of stages, T D is the delay time of a single stage, C ox is the oxide capacitance, ΔV denotes the gate overdrive in the middle of transition, q max is the maximum charge in the output node, η represents a constant, W n and W p are the channel widths of nMOSFET and pMOS-FET, respectively, and L is the channel length. Assuming W p = αW n (α=2 in this case), the overdrive voltage (ΔV) is rather small compared with the mobility change (piezoresistance effect) because the maximum V t variation under 45.7 MPa is approximately 0.4% with a 0.02% deformation, which is relatively low dependent on mechanical stress even up to 100 MPa in a previous report [15] . For a partially depleted MOSFET, the total oxide capacitance (C total ) is determined by the depletion layer width in addition to intrinsic oxide, that is,
where C ox is the oxide capacitance dominated by insulator properties, C dep denotes the depletion-layer capacitance in the inversion region, ε s represents the silicon permittivity, and W is the width of the depletion layer. The maximum width of depletion layer W depends only on the intrinsic Fermi level (E i ).
Oxide capacitance and carrier mobility are dominant factors in the oscillation frequency shift with mechanical stress. Thus, the evaluation of the oscillation frequency shift of an RO can depend on the normalized oscillation frequency, which is simplified by the following partial derivative equation: 
The first terms on the right side of Eqs. (7) and (8) have opposite signs. By dividing stress change (Δσ), the right-hand factors of the first term in Eqs. (7) and (8) are approximately the reciprocals of the piezoresistance coefficients of silicon, which were reported as approximately 71.7 × 10 −12 Pa −1 and −35.5 × 10 −12 Pa −1 for pMOSFET and nMOSFET, respectively [6] . Table 2 summarizes the experimental/simulated normalized frequency, mobility, and capacitance of an RO. Results showed that the compressive stress can boost the speed of the RO, but also eliminate the speed due to reduced capacitance. The higher the stress on the RO, the higher the speed of the RO. The indirect calculated ΔC/C from the experimental results seems to have a better approximation near the measurement result than the simulated one. The induced layout effect could be the factor that determines the capacitance shift under stresses, but this effect may be difficult to predict.
Conclusions
Mechanical stress-induced effect is an important issue in the scaling down of semiconductor devices. Direct measurements of capacitance change may require large area capacitance. The current study successfully demonstrates that the side-by-side fabricated transistors and ROs provide an alternative approach to evaluate the induced depletion-layer capacitance of a circuit under compressive stress. On the other hand, tensile stress can enhance the mobilities of both n-/p-MOSFET [4] , [7] , [15] - [17] under 110 transverse configuration. The result is expected to promote the speed of an RO consisting of n-/p-MOSFET. The capacitance is also found to increase rather than decrease under tensile stress [12] . The tendency of both mobility and capacitance should boost the speed of an RO. The reduced capacitance expected via simulation and experiment is likely consistent with the result by direct C-V measurement. Additionally, partially depleted MOSFETs may be only suitable in this application because the capacitance is stress induced.
